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ABSTRACT 
This paper presents an efficient modeling and fre- 
quency domain analysis method for analyzing the ef- 
fect of the clock feed-through and charge injection in 
switched current circuits. The effect of clock feed- 
through is analyzed by modeling the clock signal using 
two constant voltage sources that are switched peri- 
odically. The charge injection is depicted using two 
impulse charge sources that inject charge into both the 
source and drain terminals of MOS switches when the 
devices undergo a ON-to-OFF transition. In addition, 
both parasitic capacitances and channel resistance of 
MOS switches are considered. The analysis is carried 
out using the approach for periodically switched lin- 
ear circuits. A computer program has been developed. 
Simulation results on example circuits are presented. 
1. INTRODUCTION 
Switched-current circuits that emerged in late 1980s 
possess many intrinsic advantages over switched capac- 
itor counterparts in low supply voltage, wide dynamic 
range, high bandwidth, and full compatibleness with 
standard digital CMOS technology [l]. The effective- 
ness of these circuits, however, is undermined by the 
effect of the non-idealities of these circuits. Among 
them, clock feed-through (CFT) and charge injection 
are predominant. Clock feed-through and charge injec- 
tion deteriorate the performance of switched-current 
circuits mainly because of the comparable value of the 
load capacitance and that of gate capacitance, includ- 
ing overlap capacitance, of MOS switches. Efficient 
and accurate analysis of these effects is vital, especif- 
ically for circuits implemented using deep sub-micron 
CMOS technology. An analytical analysis of the ef- 
fect of CFT and charge injection was carried out in 
[2, 31. Theses models, though accurate, are often too 
complex to  be used for efficient computer analysis. In 
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[4], a z-domain approach was proposed for analysis 
of switched current filters. Switches are modeled as 
an ideal OPEN/CLOSED switch depending upon the 
state of the clock. Neither clock feed-through nor charge 
injection can be analyzed. The computer analysis method 
for switched current circuits in [5] takes into account 
both parasitic capacitances and resistances in the cir- 
cuits, it, however, can not analyze the effect of clock 
feed-through, nor the effect of charge injection. In 
this paper, an accurate mode and an efficient analy- 
sis method for analysis of the effect of charge injection, 
CFT, and all the parasitic capacitances of MOS tran- 
sistors are proposed. The charge injected to both the 
source and drain during the turn-off transition of MOS 
switches is represented by impulsive charge sources. 
The effect of clock feed-though is analyzed by consid- 
ering both intrinsic capacitance and parasitic capaci- 
tances of MOS switches. 
2. MODELING OF CLOCK FEED-THROUGH 
AND CHARGE INJECTION 
Clock feed-through affects the performance of switched 
current circuits via the intrinsic capacitances and par- 
asitic overlapping capacitances between the gate and 
the source/drain. Clock feed-through is not of critical 
concern in switched-capacitor networks mainly because 
the capacitance of the linear sampling capacitors is usu- 
ally much larger than that of the coupling capacitances 
between the gate and sourcefdrain of MOS switches. 
Switched current circuits differ from switched capacitor 
counterparts by excluding linear capacitors. Data sam- 
pling and storage are performed by the capacitances of 
MOS transistors. In this case, the capacitance of cou- 
pling capacitors becomes comparable to that of storage 
capacitors, especially for deep sub-micron technology. 
To efficiently model the effect of clock feed-through, in 
this paper the clock signal applied to  the gate of MOS 
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switches is represented by two constant voltage sources 
VOL and VOH that are sampled periodically as shown 
in Fig.1, where VOH and VOL represent the HIGH and 
LOW of the clock signal respectively. 
A phase-] 
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Figure 1: A Model of a 2-phase 50% duty cycle clock 
In addition to  the clock feed through, switched cur- 
rent circuits are also subject to the effect of charge 
injection. Most of the charge stored in the channel of 
a ON-state MOS switch will be injected into both the 
drain and source of the switch when the gate voltage 
is removed. 'Depending upon the impedance seen by 
the drain and source, the amount of charge injected to 
the source and drain differ, as shown in [3]. Although 
physically the charge removal process is initiated when 
the gate voltage starts to  drop, for efficient modeling 
and analysis, it is assumed that the charge stored in 
the channel is removed instantaneously when the de- 
vice undergoes a transition from the strong inversion 
to cutoff modes. A Dirac function can therefore be em- 
ployed to  model this transition. By assuming that MOS 
switches are biased in the triode region when they are 
in the ON-state and the charge stored in the channel 
is slipped evenly between the source and drain when it 
enters the ON-to-OFF transition, the charge injected 
into the source and drain can therefore be modeled us- 
ing two impulse charge sources as follows 
where CAz is the gate-to-channel capacitance per unit 
area, Mi and L are width and length of the MOS switch, 
respectively. 
3. ANALYSIS OF CLOCK FEED-THROUGH AND 
CHARGE INJECTION IN FREQUENCY DOMAIN 
When only considering linear characteristics, switched 
current circuits can be analyzed effectively using the 
method for periodically switched linear circuit [6]. To 
demonstrate how the effect of both the clock feed-through 
and charge injection of switched current circuit is an- 
alyzed, a test circuit shown in Fig.2 is employed. The 
equivalent circuit of the test circuit is given in Fig.3 
when the clock is in phase 1 and Fig4 when the clock 
is in phase 2. Note that Go, is the channel conductance 
when the device is in the triode region, C, and G, are 
respectively the capacitance and conductance of the 
matching network, CL is the load capacitance, C,, and 
C,, are the gate-source and gate-drain capacitances re- 
spectively, Csb and C d b  are the source-substrate and 
drain-substrate capacitances respectively, and CO, is 
the overlap capacitance. The charge sources inject charge 
to the source and drain at the time instant t = nT + 
when the switch undergoes a ON-to-OFF transition. 
These charg: sources are incorporated into the circuit 
equation as the initial conditions of phase 2. Note that 
in phase 2, both the gate-source and gate-drain capac- 
itances vanish. 
Figure 2: Test circuit 
Phasel 
Figure 3: Equivalent circuit of the test circuit in phase 
1 
The clock with multiple phases is shown in Fig.5. 
The input of the circuit is given by w(t) = Asin(w,t), 
where A is the amplitude and wo is the frequency. Us- 
ing modified nodal analysis (MNA) the circuit is rep- 
resented by 
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plying Fourier transform to ( 2 )  
Figure 4: Equivalent circuit of the test circuit in phase 
2 
+ gS<I,(t)VOH + g4&(t )VOL 
+ 
- 
Ck-lvk-l(nT + ak-1)6(t - nT - a k - 1 )  
Ckvk(nT + a k ) 6 ( t  - nT - a~,) 
k = 1,2 ( 2 )  
where V I , @ )  is the network variable vector in phase 
k .  GI ,  and CI,  are the conductance and capacitance 
matrices in phase k .  g l ,  g l , g 3 ,  and g4 are constant 
vectors specifying the connectioii of the inputs c, 
e - 3 Y " '  
-2J  ,VOH, and VOL respectively, &(t )  is the k-th 
window function defined as : &(t)  = 1 if nT + ak-1 < 
t<nT + a k  and 0, elsewhere. Note that using Euler 
identity sin(w,t) = (eJwot - e - J U o t ) / ( 2 j ) ,  the sinusoidal 
input is represented by two exponential inputs. The 
first Dirac delta term at t = nT + ak-1 represents the 
effect of the initial conditions, whereas the second Dirac 
term at t = nT + OI, represents the extraction of the 
final conditions to ensure the the contribution of circuit 







Figure 5:  Clock with multiple phases 
The frequency response V k ( j w )  is obtained by ap- 
(GI, + jwC~,)Vk(jw) 
2 j  2 j  
+ Cc-lF[vk-l(nT + a1,-1)6(t - nT - ak-l)] 
= - g l ~ [ t k ( t ) e ~ w o f ]  A - - g 2 . ~ [ < k ( t ) e - j ~ o ~ ]  A 
+ g3VOH.T[lI,(t)l + g4VOL.;F[tR(t)l 
(3) , - ckF[v~ , (nT  + a~,)d(t - nT - a~,)] 
where F[.] is the Fourier transform operator. Because 
and 
n=O 
otherwise ' dk,n = - j l i w s o k - - l  l - e - j " " a r k  I.' j iaw,T 
where ws = 27r/T, the frequency domain response v k ( j W )  
is obtained once the quantities . F [ v k - l  (nT+ak-l)d(t- 
nT-ak-l)] and F[vk(nT+a~,)d(t-nT-a~,)] are avail- 
able. To simplify analysis, let the number of phases in 
a clock period be 2 and the duty cycle of the clock be 
50% so that the durations of ON and OFF states are 5. 
To obtain these two quantities we notice that in phase 
1 where t ~ [ n T ,  nT + T) the time origin is at t = nT,  
and the two exponential inputs are &ejwonTejwot and 
~ e - j w o n T e - j w o t .  The circuit in this phase is essen- 
;:ily linear time-invariant and is represented by 
GlVl ( t )  + c1- dv1 dt  ( t )  
with the initial condition given by v1(0-) = vz(nT). 
Taking Laplace transform and then its inverse, we ob- 
tain the response of the circuit at the end of phase 1 
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where 
A .  A P 2 z  = C-' [(Gz + sC2)-'--%-] 
+ 21 S + J W 0  t=$' 
-e3woTLTpll - -e-jWo"TP 
2 j  
+ VOHAlg3 A2 = C-l [(Ga + 
( 5 )  
Applying Fourier transform to ( 5 )  and (8) and noting 
that 
and C-'[.] is inverse Laplace transform operator. Seen 
from the above development is that M1 is the transition 
matrix of the circuit in phase 1, P11, Pal ,  and A1 are 
the zero-state responses of the circuit in phase 1 to the 
inputs $ejwot, -.Ae-jwot , and VOH respectively. 
In phase 2 where tE[nT + $, nT + T ) ,  the origin 
of time is shifted from t = nT t o  t = nT + $. Subse- 
quently, the two inputs become -eJwO(nT+s)ejwot and 
A e -jwo(nT+$)e-jwOt, and the circuit is depicted by 
- 2 j  
A .  
23 
with the initial condition given by vz(O-) = vl(nT + 
5). Following the similar approach as that for phase 
1, we arrive at 
n=--03 
F[vq(nT + T ) ]  = ejwTV2(jw) 
we have 
(9) 
ejWTV2(jw) = MZej"5V1(ja) 
Writing the above two equations in matrix format gives 
where I is a identity matrix of appropriate dimensions. 
It should be noted that the above equation is valid 
for w = wo + nw,, n = O , f l , f 2 ,  .... The complete 
Lejwo(nT+s)P12 - ~ e - j w o ( n T + T ) P z Z  frequency domain response can therefore be obtained 
2 j  2 j  by substituting (11) into (3). 
T 
va(nT + T )  = M ~ v ~ ( T L T  + 2) 
+ 
+ VOLA2g4 (8) 
where 4. EXAMPLES 
The above presented method has been implemented in 
a computer program. The test circuit presented ear- 
lier is solved and the results are presented. The el- 
ement values of the test circuit in simulation are as 
follows : G, = 1/50 s, gON = 0 . 3 0 3 ~ 1 0 - ~  s,c, = 
- 0 5 7 6  - 
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1x10-12F, C,b = Cdb = 0 . 8 1 5 ~ 1 0 - ~ ~  F, cg, = Cgd = 
8.17~10-~‘F,  CO, = 2.06~10-~’F,  CL = 2 0 ~ 1 0 - ~ ~ F ,  
KOH = 3.3V, and VOL = O V .  The clock frequency is 
set to 10 MHz with 50 % duty cycle. The amplitude 
of the input sinusoidal is set to 1 mV (-60 dB). The 
voltage across the load capacitor CL is computed using 
the method presented in the paper and the results are 
plotted in Fig. 6. As can be seen that the response de- 
creases with the increase in frequency. To investigate 
the effect of clock feed-through, we double the value 
of the overlapping capacitance. The corresponding re- 
sponse is shown in Fig.7 with the solid line representing 
the response before CO, is increased and the broken line 
the response after CO, is doubled. It is seen that with 
the increase in the overlapping capacitances the volt- 
age of the load capacitance increases, indicating that 
clock feed through increases the response of the circuit. 
Similarly by increasing the load capacitance, the effect 
of the clock feed through will be reduced. Subsequently 
the voltage across the load capacitor will be reduced. 
This is indeed true as shown in Fig.8. with the solid 
line representing the response before CL is increased 
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Figure 6: Voltage across the load capacitor 
5. CONCLUSION 
An efficient efficient modeling and frequency domain 
analysis method for analyzing the effect of the clock 
feed-through and charge injection in switched current 
circuits have been presented. The effect of clock feed- 
through is analyzed by modeling the clock signal using 
two constant voltage sources that are switched peri- 
odically. The charge injection is depicted using two 
-45 I 
-55 0i 
-4 \ i 
Figure 7: Voltage across the load capacitor with CO, 
doubled 
impulse charge sources that inject charge into both the 
source and drain terminals of MOS switches when the 
devices undergo a ON-to-OFF transition. The effect of 
clock feed through and charge injection can clearly be 
seen from simulation results. The method presented in 
this paper is completely general and applicable to lin- 
ear switched circuits, including switched current and 
switched capacitor networks. 
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7. APPENDIXA 
In this appendix we give an efficient algorithm for com- 
puting A. The algorithm is based on numerical in- 
version of Laplace transform, a numerical integration 
method that yields very accurate results [6]. Consider 
the circuit 
v(O-) = 0, 
where g is a constant vector specifying the nodes to 
which the input is connected. Its time-domain response 
at t = is obtained by first taking Laplace transform 
and then its inverse 
The above results indicate that if g = [l 0 ... O I T ,  where 
the superposition T denotes matrix transpose, then the 
response of the circuit gives the first column of A. By 
changing the position of the only nonzero entry in g, 
we can obtain other columns of A. In the following 
development we give a stepping algorithm to compute 
the first column of A. Other columns can be obtained 
in a similar manner. To avoid large errors due to a 
large step size T, the interval T is divided into L sub- 
intervals of equal width h = s. At tE[O, h) ,  the circuit 
is depicted by (12). Its response at t = h is given by 
g = A(h)g, (14) 
In the second step where tE[h,2h), we set the time 
origin to  t = h. As a result, the circuit is represented 
by 
Its response at t = h gives v(2h) 
v(2h) = M(h)v(h) + A(h)g, (16) 
where M(h) = N(h)C and N(h) = L-'[G + sC]t=h. 
Continuing this process we obtain 
v[(n + l)h] = M(h)v(nh) + A(h)g. (17) 
Because M(h) and A(h) are constant for a fixed h, 
only matrix-vector multiplication and vector addition 
are needed. The algorithm yields the first column of 
A( T) efficiently. 
The computational efficiency of the algorithm, how- 
ever, is undermined if the dimensions of A($) are large. 
A detail examination shows better computational ef- 
ficiency can be achieved if we compute the complete 
matrix, rather than just a column A(:). Using (13), 
the first, second, ..., mth columns of A, denoted respec- 
tively by A1(2h), A2(2h), ..., A,(2h), are computed from 
A(h)ga, ..., Am(2h)  = M(h)A,(h) + A(h)g,, where 
g,, is a constant vector whose only nonzero entry is 
unity and is located at the mth position. Because 
[gl g2 ... g,] = I, where I is an identity matrix of 
appropriate dimensions, we obtain 
A1(2h) = M(h)Al(h)+A(h)gl, A2(2h) = M(h)A2(h)+ 
A(2h) = M(h)A(h) + A(h). 
(18) 
Continuing this process we obtain 
A[(n + l)h] = M(h)A(nh) + A(h). (19) 
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